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QUASI-PE.RI-ECT FIFO — SYNCHRONOUS OR ASYNCHRONOUS
WITH APPLICATION IN CONTROLLER DESIGN FOR THE UNICON LASER MEMORY
Raymond S. Lim
Institute for Advanced Computation
Anies Research Center, NASA
Moffett Field. Calif. 94035
SUMMARY
The FIFO, a first-in-first-out mtnulry buffer, is an elastic digital memory. Its main application
is in data buffering between devices operating at different rates. Data written into the top is moved
autonomously down toward the bottom of the FIFO to the lowest unoccupied location. Data read
from the bottom of the FIFO will cause data from the top to move autonomously down toward the
bottom. The concept of the FIFO just described is a simple one, but its implementation is very
complex. Currently, FII-O is available in MOS LSI asynchronous form with data rate ui the I MHz
region. The FIFO described in this paper yields a simple high-speed iterative implenivotation,
either synchronous or asynchronous. Because of this simple iterative structure, the FIFO is easily
expandable in both number of words arid bits per word, and it is very attractive from the viewpoint
of integrated-circuit production. For these reasons, this FIFO is called the quasi-perfect FIFO. For
the synchronous FIFO, a model was ;milt and successfully used in the Controller for the UNICON
Laser Memory. For the asynchronous FIFO, a inodel was built alld also successfully used in a high-
performance magnetic tape Coil roller.
INTRODUCTION
The FIFO, a first-in-first-out memory, is an elastic two-port digital data buffering device. The
designation of a FIFO is usually in the notation of it -hit X in-location. Front top to bottom, the
FIFO is numbered as locations 0, 1. 2, .... in — 1 in that order. Data input to the FIFO can only
be written into the top, and data output from the FIFO can only be read from the bottom. Both
input and output can be accessed simultaneously. Data written into the ton will automatically fall
toward the bottom at some rate to the lowest unoccupied location. Data read from the bottom
also will automat: :ally cause data at the top to fall toward the bottom. Operational status indica-
tors for the FIFO, such as top-empty, bottom-full,%-full,'/,-empty, etc., are usually provided.
The application of a FIFO ranges from slow data buffers for communication systems, queuers
for peripheral resources management, to real-time high-speed data buffering of digital mass memo-
ries. At present, FIFOs are available as a MOS LSI Chip %k ith a maxinuun d-ita transfer rate of abo-it
1 MHz. The implementation of such a FIFO is the use of a random-access memory (RAM) with
complex control logic consisting of read and write pointers. With such ar implementation, the
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FIFO is usually all 	 device; that is, the FIFO has no provision to he clocked by a
system clock, whereas a system clock is usually used in the design of large digital systems. To the
user, the imph-mentation of the FIFO is transparent. Therefore, the user sees the FIFO as a two-
port device. However, from the hardware viewpoint, the RAM-type implementation approach has
three obvious diffi:ulties. The fi • ' is that the speed is limited, second, the contrid is too compli-
cated; and third, he device is t. ..y a one-port device since a RAM is used.
The intplLmentation of the FIF(' to be described in this paper will not use a RAM, but uses
conventional registers. The control, i.,,tead of' a complex sequential network using counters as
pointers to control the read and write operations, is a simple iterative network. The network
consists of identical sequential circuits (SC), one SC per cacti location in the FIFO. The SC consists
of one flip-flop and a few gates. The state .'tile  flip-flop also indicates whether thct FIFO location
has valid data or not. The imhlenrentatiL n call 	 either synchronous or asynchronous. For the
synchronous FIFO, the input arid outpt, data transfer rate is equal to one-half the s 'iistem clock
frequency. For the asynchronous FIFO, this transfer rate is equal to one-half the s peed of the data
registers used. For STTL registers, this o)ecd is in the region of 20 ns.
PRELIMINARY DISCUSSION
The FIFO, in its most elementary form, call 	 described as a two-port network as shown in
figure 1. The rules for data transfer into and out of the FIFO from and to ill 	 device arc
as follow!
/Unit:
	
	
Device inputs data into FIFO if and only if Off) FIFO top is empty (FIFO top is
not full).
Outjmt: Device takes data from FIFO iff FIFO bottom is full.
The above nrles fo; data transfer imply that some system of protocols with the FIFO is required.
With respect to these data transfer protocols of the FIFO, the system designer must be concerned
with data rate error(DRE) since the system cannot wait too long for the FIFO to hecome top-empty
or bottom-full. A DICE can exist under two conditions:
l^r1rttt:	 There exists a DRF. if top of FIFO is full when the external device must write a word
of real-time data into the FIFO.
Output, There exists a DRE if bottom of FIFO is empty when the external device demands
a word (in a real-time sense) from the FIFO.
In ord, to prevent against possible VRE unreported, the FIFO statuses of top-empty and bottom-
full are impootant to the system designer. If a DRV does occur as described above, such an error
condition must be reported to the control computer. The statuses %-full arid -%-empty are alSO usetul
to the system	 it' the FIFO is used to transfer data between a high-speed mass rnenrory and
a large central memory (CM) system (usually Lore or IC). In s :h a CM system. usually there are
many devices and processors connected onto it. There exists frequent memory access conflicts
betwee-r devices and processors. It' the conflicts are high enough sucti that the FIFO becomes
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%-full (or %-empty dependent upon write or read niass memory), the system designer can use the
'/,-full status to obtain a higher priority access i ito the CM system. In :. sense, the V11 :0 provides
the system designer with a look-ahead status report to prevent possible DRI-.
DE'i AILED DISCUSSION
The FIFO, in its most elementary detailed block diagram torni, is shown in figure 2. The FIFO
shown is an n-bit X •1-location FIFO. Each location consists of a sequential-circuit (SC) and a data
register ( REG), All four locations are identical, thus the FIFO is an iterative-sequential network.
At the bottom of the FIFO, an optional hording-register I IIR) is added. This IIR addition is nwinly
for interface control. The statuses '/4-full and 's-empty arc formed by two combinational networks
(CNET). The implementation of SC and the register at each location can be either clocked or
unclocked. If clocked by a system clock, the FIFO is called a synchrnous FIFO, otherwise it is
called asynchronous. For a 4-location FIFO, the locations are numbered sequentially as FIFOO.
FIFOI , FIFO2, and FIF03. Within the SC of each location. there is only one flip-flop (FF) to
indicate the status of that location. The output of the FF is Q. A 4-stage FIFO would then have
Q0. Ql , Q_', and Q3. A FIFO location full of* valid data is indicated by Q = I otherwise it is empty.
The operating rules of the FIFC „an now be stated:
Write:	 Write into FIFOO iff QO = 1, meaning FIFOO is empty, or not full.
Read:	 Read from FIF03 iff Q3 = 1, meaning FIF03 is full
Transfer:	 FIFOi - FIFOi + I iff Qi = l and Qi + I = 1. meaning HUM is lull and
FIFOi + I is empty.
U«thrrt..	 First read FIF03 into IIR. Next gate data o l it from HR when convenient.
A read of FIFO3 into IIR will cause a transfer ripple up 1'rom HF03 to HFOO.
111pti v	 A successful write into FIFOO will cause a transfer ripple down from FIF03
to FIF03.
-YS Full:	 '/4-Full = Q3 Q2 Ql
'U Empty: 1/4-Empty = Q2 QI Q(^
The write and read rules, as mentioneu earlier, require some protocols with the FIFO. For
example, consider a write mass memory (MM) operation where data flow is from CM — FIFO — MM.
Because of the FIFO, the control logic that controls the data flow can he separated  into two parts
the result is a simpler control for each part. One part is mainly concerned with data flow from CM
into FIFO. The other part is concerned with data flow from FIFO into the mass memory. The
control logic that brings data from CM -+ FIFO can make a protocol with top of FIFO. Therefore,
DRE can never occur. The control logic that tae -s data from FIFO — MM cannot make use of
protocol since MM is usually a real-time device. In this case, possible DRE must ±x appropriately
indicated.
The interstage data transfer within the FIFO is automatic. For exampl:% FIFO  is automaticalh'
transferred to FIF02 if FIFOI is Cull and FIFO2 is empty. It, however, FIFOO is also full. then
11 1F00 -i FIFOI takes place immediately after FIFO1 	 FIFO2 is finished.
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SYNCHRONOUS IMPi ! MENTATION
The synchronous implementalion, as mentioned earlier, is to use a system clock to synchronize
all logic elements that have memory within the FIFO. That is, all flip-flops and registers are
Each location of the FIFO consists of an S( and a data register. I Ile design of the register is a
simple task. One simply chooses a synchronous register, such as the 74179 (.;r 74S179), and
connects many of these registers in parallel until the desired number of data hits are obtained. The
design of the SC can he obtained directly front
	 operating rules of the l IFO. The simplest design
is shown in figure 3 where each SC consists of one JK flip-flop (JK-FF) and one AND gate. For
SCI, it consists of FF Fl and AND gate G2. The JK-FF can he any type, however, a 74SI 12 was
used successfully in the Unicon Controller. Note that the 7451 12 is a negative-edge triggered FF.
Consider FIFO stage 2 in figure 3, the input equations for the FF and the register are:
I.OAI)2 = QI Q2
	
strobe data from REGI into REG2.
J2 = LOAD_'
	
set input to JK FF.
K2 = LOADS
	
reset input to JK FF.
l.0AD3 = Q_ Q3
	
strobe data front RFG2 into REG3.
The above equations are the same as the transfer rule stated earlier. For exampie, LOAD'_ is the
signal that strobes the data froin REGI into REG2. The signal LOAD_' = 1 iff'QI = I and Q2 = 1,
meaning REG1 is full and REG_ is empty. Likewise. FF2 is set iff LOAD2 = , and reset iff data
transfer from RF.G_ to REG3 is finished.
In order to further explain the FIFO operation, timing diagrams for write and read FIFO are
shown in figures 4 and 5, respectively. For the synchronous implementation, mote that the md%imuni
data transfer rate for writing and reading the FIFO is equal to one-half the sysr .-- clock frequency.
However, internal data propagation from top to bottom of FIFO is equal tc	 stem clock
frequency.
ASYNCHRONOUS IMITEMENTATION
The asynchronous implementation of the FIFO is slightly more complicated than the synchro-
nous implementation. The detailed logic for a 3-stage asynchronous FIFO is shown in figure 6.
The SC consists of one D-FF (7474). two AND gates, and one one-shot (OS, type Fairchild 9602).
It should he noted that the D-FF is connected as a T-FF. The purpose of the OS is to provide a
delay for the data register (74174). This delay must be greater than the sum of the data register
set-up time plus propagation delay time. For a 74S 174, this delay should he about 20 ns. Likewise.
if a 74S 174 is used for the data register, a 74S74 should be used for the D-FF. In this case, the
speed of the FIFO is limited by the OS because most OSs have a minimum pulse width. For a
F9602, this minimum pulse width is about 70 ns. The timing diagram for this FIFO is shown
in figure 7.
4
APPLICATION IN UNICON CON] ROLLER
The UNICON is a digital laser memory manufactured by Precision Instruments, Inc. It is part
of the mass memory system associated with the ILLIAC-IV computer. and it has ail 	 storage
capacity of about 10 11 bits. The UNICON is connected to the CM through a Controller I 1 1 . '1 hr
purpose of the Controller is to control the data flow between CM and UNICON. For controlling
this data flow, the Controller was designed around the concept of a FIFO, which is used as an
elastic memory buffer betweei CM and UNICON.
The Controller was designed and fabricated in 1973 by the Institute for Advanced Computa-
tion (IAC'). Briefly, the Controller is a modern channel controller using the concept of swapping
register sets and a minicomputer (a PUP-I I ) to control its internal memory management functions.
For this reason, the minicomputer is called the UNICON Memory Management Processor (UMP)
UMP obtains its control programs through its own virtual address hardware interface into the CM.
By means of this virtual address space. UMP is capable of addressing up to 4096 pages ( 51'W X 30H)
in CM. For a write operation, data flows from CM ro FIFO and then to UNICON, and vice versa
for a read operation. As of this writing, error control in the data strew- , is in two parts. The
controller pertirrms only error detection by mean. of appending a 128-hit checksum at the end of
a page of data, which is a single parity check symbol in GF(2 11 ' ). The UNICON performs both an
error detection by means of the checksum and error correction by means of a shortened (MO. O4)
Fire Cede for correcting all single-burst errors with burst length h < 6. The FIFO is included in the
.iror detection data stream. A future ;.lan f'or augmenting the error cotrection capability is to
concatenate an outer code to the existing (80. 64) Fire Code ( 2 1.
As mentioned earlier, the design of the Controller for controlling data flow uses an FIFO in
the data stream. A functional block diagram of this design is shown in figure 8. The size of the
FIFO is chosen to be I6WX 1613. The UNICON data rate is 3.1 ps per 16-bit word. The CM cycle
time, including interface protocols, is 1.4 ps per 36-bit word. MDR is a 37-bit (36 data bits plus
parity) data regisVr interfaced with CM. It also performs the 36-hit to 16-bit word multiplexing.
HR is a I (-bit register interfaced with UNICON. MISR is a status register containing a word-count
anti
	 indicators such as DRE, parity error, and checksum error. There are two separate
control sections called CM-CONTROL and UNICON-CONTROL. These two control sections are
totally isolated from each other with no controls in common. This is made possible by using the
FIFO as a buffering device in the data stream. In this application, the UNICON can he considered
as a 32-bit word rnernory device with a data transfer rate of 6.4 µs per word. For the chosen FIFO
size of IOW X IOB, the FIFO offers an elastic buffering action of about 49 Ns (S X 6.4), which is
35 CM cycle times ii there exists no mernmy access conflict in CM. So for all practical purposes,
there should never be a DRE occurring during data transfer.
For a write operation, the FIFO Initially is tilled with data header information. CM-CONTROL
is started to transfer data from CM to MDR, and then to the FIFO by making a protocol with the
top of FIFO to ensure that data is deposited into the FIFO iff top of FIFO is empty. This process
is repeated until the word count in MISR equals 512. Concurrently, UNICON-CONTROL is
started to pull data off from the bottom of FIFO into IIR, anti then from IIR to UNICON on a
su real-time demand basis. It the bottom of the FIFO is empty During this pulling, the DRE status in
MISR will he se:. This process continues until the UNICON has pulled 1024 16-bit words off the
bottom of the FIFO. At any instant of time, the data flow within the FIFO r quite an interesting
phenomenon. There may be data coming into the top and leaving the botto.n of the FIFO
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concurrently since it is trnily a two-port device. As data is deposited into the top, it move, au:o-
nontously down towards the bottom to the lowest unoccupied location at the clock rate. As dda
is pulled off t he holtom I location 1 5 f, this action cause% the data in tl:e next full location to move
toward the bottom also at the clock rate. Thus, at any instant of time, it is possible that there may
be more than one piece of data, starting at v a rious locations within the FIFO, moving down v ward
the bottom of the FIFO concurrently.
For a read operation, the data flow is very similar to cite write operation as just described.
The differences are that data from the UNIMN in real-time is deposited into the top of the FIFO
through gate GI, and data to CM is taken off the bolt ►m of the FIFO.
CONCLCSION
This paper has presented a design of the FIFO. The design uses registers for implementation,
which is a deviation from the conventional approach of using random-access memories. The imple-
mentation can Ix either synchronous or asynchronous. The control logic for this FIFO design is a
,imple iterative network, using one flip-flop and one gate for each ,cage of the FIFO in the case of
the synchronous implementation. The speed of the FIFO is hrnited only by the speed of the
registers used. It is called the quasi-perfect FIFO because it has the characteristics of being , ► mple
in design, iterative in structure. high-speed, easy to produce from the IC viewpoint. and expansion
capability in both words and bits per word. For the synchronous design, a model of the FIFO was
built and successfully used in a controller for the UNICON laser mernory. For the asynchronous
design, a model of the FIFO was built end successfully used in a high-performance magnetic-tape
controller for the Potter Instruments Model ATI KO'.
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